{"ok":true,"trend":{"id":2248482,"platform":"mastodon","region":"global","key":"analyzing intel's emib and foveros advanced packaging roadmaps https:// fed.brid.gy/r/https://www.toms hardware.com/tech","title":"Analyzing Intel's EMIB and Foveros advanced packaging roadmaps https:// fed.brid.gy/r/https://www.toms hardware.com/tech","url":"https://fed.brid.gy/r/https://www.tomshardware.com/tech-industry/semiconductors/analyzing-intels-emib-and-foveros-advanced-packaging-roadmaps-how-intel-plans-to-scale-chips-in-every-direction","first_seen":"2026-10-14T15:36:05.478708Z","last_seen":"2026-10-15T08:01:11.791952Z","last_rank":5,"peak_rank":3,"last_volume":1,"peak_volume":1,"seen_count":13,"score":0.647578125,"category_hint":"semiconductors","section":"technology","category":"semiconductors","summary":"Intel's plans for chip scaling are being examined through its two key advanced packaging technologies: EMIB, which embeds high-density silicon bridges to connect chiplets, and Foveros, its 3D stacking approach. Together they form the backbone of Intel's strategy to keep improving performance and density as traditional transistor scaling slows, drawing attention from semiconductor industry watchers.","why":"Advanced packaging has become central to chip performance as Moore's Law slows, and Intel's roadmap is closely watched by the industry.","tone":"neutral","entities":["Intel","EMIB","Foveros","Tom's Hardware"],"summarized_at":"2026-10-15T09:45:40.723586Z","meta":{"tag":"semiconductors","via":"scan","kind":"status","lang":"en","generic":0.21,"instance":"mastodon.social","tag_uses":28},"nw":0.43,"promo":0.02,"kind":"howto_explainer","importance":1.6,"hidden":false,"hide_reason":null,"judged_at":"2026-10-17T03:38:37.270859Z","title_en":"Intel's advanced packaging roadmap under scrutiny","section_name":"Technology","category_name":"Semiconductors","timeline":[{"captured_at":"2026-10-14T15:36:05.478708Z","rank":3,"volume":1},{"captured_at":"2026-10-14T16:58:03.256211Z","rank":4,"volume":1},{"captured_at":"2026-10-14T18:20:24.880587Z","rank":5,"volume":1},{"captured_at":"2026-10-14T19:42:25.059460Z","rank":5,"volume":1},{"captured_at":"2026-10-14T21:04:23.317435Z","rank":5,"volume":1},{"captured_at":"2026-10-14T22:26:22.886448Z","rank":5,"volume":1},{"captured_at":"2026-10-14T23:48:44.128045Z","rank":5,"volume":1},{"captured_at":"2026-10-15T01:10:44.002684Z","rank":5,"volume":1},{"captured_at":"2026-10-15T02:32:44.198269Z","rank":5,"volume":1},{"captured_at":"2026-10-15T03:54:43.908123Z","rank":5,"volume":1},{"captured_at":"2026-10-15T05:16:43.444813Z","rank":5,"volume":1},{"captured_at":"2026-10-15T06:39:02.808106Z","rank":4,"volume":1},{"captured_at":"2026-10-15T08:01:11.791952Z","rank":5,"volume":1}],"posts":[{"platform":"mastodon","url":"https://fed.brid.gy/r/https://www.tomshardware.com/tech-industry/semiconductors/analyzing-intels-emib-and-foveros-advanced-packaging-roadmaps-how-intel-plans-to-scale-chips-in-every-direction","author":"tomshardware.com@web.brid.gy","title":null,"snippet":"Analyzing Intel's EMIB and Foveros advanced packaging roadmaps https:// fed.brid.gy/r/https://www.toms hardware.com/tech-industry/semiconductors/analyzing-intels-emib-and-foveros-advanced-packaging-roadmaps-how-intel-plans-to-scale-chips-in-every-direction","posted_at":"2026-10-14T12:50:00Z","likes":1}],"elsewhere":[],"window":"7d"}}